

WHAT IS CLAIMED IS:

1. A method for error recovery in a wireless network after a collision between a transmission and some narrowband interference, wherein the
5 transmission is decoded using a sequential decoder, the method comprising:
 - receiving the transmission;
 - decoding the transmission;
 - detecting the narrowband interference in the transmission;
10 reconfiguring a digital signal processor to take into account the narrowband interference;
 - backtracking over previously decoded portions of the transmission;
and
 - decoding the transmission using the reconfigured digital signal
15 processor.

2. The method of claim 1, wherein the transmission is performed a single symbol at a time, and wherein the receiving step comprises receiving the transmission a single transmitted symbol at a time.
20
3. The method of claim 2, wherein the first decoding step comprises:

computing a set of possible hypotheses based on the single transmission symbol;

calculating a performance metric for each hypothesis in the set of possible hypotheses; and

5 selecting a hypothesis corresponding to the best performance metric.

4. The method of claim 3, wherein the backtracking step comprises backtracking over selected hypotheses.

10 5. The method of claim 1, wherein the detecting step comprises
detecting a burst of symbol errors.

6. The method of claim 1, wherein the detecting step comprises detecting a known sequence of interference types.

15
7. The method of claim 1, wherein the detecting step comprises
detecting a known sequence of interferences at a known sequence of
frequencies.

20 8. The method of claim 1, wherein the transmission occurs over a communications channel, and wherein the reconfiguring step comprises:

10026042.122101

- obtaining a frequency response of the communications channel;
 - determining the narrowband interference based on the frequency response;
 - calculating a set of configuration coefficients based on the determined narrowband interference; and
 - applying the calculated set of configuration coefficients to the digital signal processor.
9. The method of claim 1, wherein the backtracking step continues until the sequential decoder reaches a part of the transmission prior to the collision.
10. The method of claim 1, wherein the transmissions are performed in blocks, and wherein the backtracking step continues until the sequential decoder reaches the beginning of the transmission.
11. The method of claim 1, wherein the digital signal processor comprises an adaptive equalizer.
- 20 12. The method of claim 1, wherein the digital signal processor comprises an adaptive equalizer and a digital filter.

13. The method of claim 12, wherein the digital filter is reconfigured to
filter out the narrow band interference.
- 5 14. The method of claim 12, wherein the adaptive equalizer is
reconfigured to compensate for changes in the channel response due to the
narrow band interference.

10026043.122404

15. A radio receiver comprising:
 - an antenna for receiving transmissions transmitted over a communications medium;
 - an analog processing unit coupled to the antenna, the analog processing unit containing circuitry to filter, demodulate, and amplify a received signal provided by the antenna;
 - 5 an analog-to-digital converter coupled to the analog processing unit, the converter containing circuitry to convert the filtered, demodulated, and amplified received signal from the analog processing unit into a digital bit stream;
 - 10 a digital processing unit coupled to the analog-to-digital converter, the digital processing unit containing circuitry to digitally filter and adaptively equalize the digital bit stream;
 - 15 a first control and information line coupled to the digital processing unit, the first control and information line providing configuration and operational information of the digital processing unit;
 - 20 a sequential decoder coupled to the digital processing unit, the sequential decoder containing circuitry to decode a digital data stream from the digital bit stream; and

a second control and information line coupled to the sequential decoder, the second control and information line providing configuration and operational information of the sequential decoder.

- 5 16. The radio receiver of claim 15, wherein the radio receiver receives transmissions within a frequency band of interest, and wherein the radio receiver further comprises an interference detection unit coupled to the digital processing unit and the sequential decoder, the interference detection unit containing circuitry to detect the presence of interference and errors within the frequency band of interest.
- 10

17. The radio receiver of claim 16, wherein the interference detection unit is a Bluetooth transmission detector.

- 15 18. The radio receiver of claim 15, wherein the radio receiver further comprises a memory coupled to the digital processing unit and the sequential decoder, the memory containing pre-computed profiles of a plurality of different types of interference and errors.

19. The radio receiver of claim 18, wherein the pre-computed profiles may be loaded into the digital processing unit and the sequential decoder immediately upon detection of interference and errors.
- 5 20. The radio receiver of claim 15, wherein the radio receiver further comprises a memory coupled to the digital processing unit and the sequential decoder, the memory containing a set of updated coefficients for the digital filter and the adaptive equalizer.
- 10 21. The radio receiver of claim 20, wherein the set of updated coefficients for the digital filter and the adaptive equalizer is continually updated based on a measured channel response of the communications channel.

10025042-122010

22. A communications device comprising:
 - an antenna for receiving and transmitting transmissions over a communications medium;
 - a radio transmitter coupled to the antenna, the radio transmitter containing circuitry to transmit data;
 - 5 a radio receiver coupled to the antenna, the radio receiver comprising:
 - an analog processing unit coupled to the antenna, the analog processing unit containing circuitry to filter, demodulate, and amplify a received signal provided by the antenna;
 - 10 an analog-to-digital converter coupled to the analog processing unit, the converter containing circuitry to convert the filtered, demodulated, and amplified received signal from the analog processing unit into a digital bit stream;
 - 15 a digital processing unit coupled to the analog-to-digital converter, the digital processing unit containing circuitry to digitally filter and adaptively equalize the digital bit stream;
 - a first control and information line coupled to the digital processing unit, the first control and information line providing configuration and operational information of the digital processing unit;
- 20

a sequential decoder coupled to the digital processing unit, the sequential decoder containing circuitry to decode a digital data stream from the digital bit stream; and

a second control and information line coupled to the sequential decoder, the second control and information line providing configuration and operational information of the sequential decoder.